

Figure 1




Figure 2




Figure 3




Figure 4

Inter-Term Short Circuit Evaluation
DNF / CNF Evaluations (Cycles) -
1 Control State/Device




Figure 5




Figure 6




Figure 7

Inter-Term Short Circuit Evaluation
DNF / CNF Evaluations (Cycles) -
5 Control State/Device




Figure 8




Figure 9




Figure 10

Inter / Intra-Term Short Circuit Evaluation
DNF / CNF Evaluations (Cycles) -
1 Control State/Device




Figure 11

Inter / Intra-Term Short Circuit Evaluation
DNF / CNF Evaluations (Cycles) -
1 Control State/Device




Figure 12

Inter / Intra-Term Short Circuit Evaluation

DNF / CNF Evaluations (Cycles) -
10 Control States/Devices




Figure 13




Figure 14

Extra Instructions Required by the Intel 8051 vs. the
Boolean Processor




Figure 15

Extra Instructions Required by the
Intel 8086 Family of Microprocessors
vs. the Boolean Processor




Figure 16




Figure 17




Figure 18




Figure 19




Figure 20

94




Figure 21